Operations and maintenance manual for the linear accelerator (sled) by unknown
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19820002188 2020-03-21T11:58:00+00:00Z
N A'T IN -Q1z- — 4
a
a
i
^r
R
:At..tee,
at
TECHNOLOGY INCORPORATED
LIFE SCIENCES DIVISION
SPECIAL REPORT
OPERATIONS AND MAUNTENANCE MANUAL
FOR THE
LINEAR ACCELERATOR (SLED)
Prepared For the NASA Johnson Space Center
Neuroscience laboratory
(NASA-C.13-167425) OPERAIICNS AND MA.IN'TENANCE182 1^0 061^061	 iMANUAL FOR THE LINEAR ACCE1friATOR (SLED)
	
-
(Tec huoloyy, TnC. , Dayton, 011io.) 70 p
HC A0 11 /€1F A01
	 CSCL 141
	 Unclas
G3, 109 27743
^^.. Opo
February 10, 1981
CONTRACT NAS9-14880
National Aeronautics and Space Administration
Lyndon 8. Johnson Space Center
Houston, Texas 77058
ry'
P. O. BOX 58827•	 HOUSTON, TEXAS 77058
tApproval Sheet
for
Linear Accelerator
Approved:
Mf
iacal . Resc e,	 .
	 Research Branch
r^
er	 L.	 c ,	 .
Me is l	 earch Branch
Phili p C.wJohnson,_
Chief, Medical Research Branch
r
er ect onupervisor
eChnofogy Incorporated
T. ayne o t, Vid Presi&nt
General Manager, Li a Sciences Division
Technology Incorpora ed
'i
^r
TABLE OF CONTENTS
SECTION	 TI1LE
	
1.0	 Scope
	
2.0	 Supporting Doc umentation
3.0 Operational Description
3,1.0 Processor
3.1.1 Processor Input Signal.,
3.1.2 Processor Output Sigqnals
3.2 Motor Control Amplifier
3.3.0 Monitor A Control Electronics
3.3.1 Runaway Detector Card
3.3.2 Fail ^,,4e Detector Card
3.3.3 Lamp Driver Card
3.4 Operotors Control Panel
4.0 Programming
40100 Hardware Programming
4.1.1 DRV 1C, Parallel Device Interface
4.1.2 ADAC 1030, A/D and D/A Converters
4.2.0 Software Programming
4.2.1 DRV11C, Parallel Device interface
4.2.2 ADAC 1030, A/D and D/A Converters
5.0 Mechanical Description
5.1 Physical Dimensions
5.2 Mechanical Movement Dimensions
6.0 Calibration and Alignment
6.1 A/D Converter Ad3ustments
6.2 D/A Converter AdJustments
6.3 Motor Control Amplifier
7.0 Maintenance
7.1.0 Theory of Operation
7.1.1 Fail Safe Detector (Logic Card C)
7.1.2 Lamp Drivers (Logic Card F)
7.1.3 Runaway Detector (Logic Card J)
Appendix
	
Schematics 6 tiring Diagrams
I i.
ii
OtSIN AND INVELOWNT PMONUL
Or* DAY# Anderson
tioctrollics Design
	
Larry for"it
TochnicAl Devolopmoot
	
Konnoth 4m
$Qftwo P^*oqrik%"Olk
	
Wi 11 tam cpost#r
	1.0	 SCOPE
The Linear Accelerator is a sliding Chair which is pulled along a
stationary platform in a horizontal axis,, The driving force —is a motor
controlled by a velocity loop amplifier, and the mechanical link to the
chair is a steel cable. The chair is moved in forward and reverse
directions as indicated by the direction of motor rotation.
The purpose of this documentation manual is to provide a descrip-
tion of tho system operation with an accent on the electronic control
and monitoring functions.	 In support of this effort, line-by-line
schematics and wire lists are included in this documentation package.
	
2.0	 SUPPORTING DOCUMENTATION
The Linear Akcelerator is comprised of products from various manu-
facturers. A list of these manufacturers and their associated user
manuals is as fol 'i ows :
Digital Equipment Corporation
Microcomputer Processor Handbook
Microcomputer Interfaces Handbook
Data Systems Design, Inc.
DSD-210 Diskette Memory System
MOB Systems Incorporated
MLSI-BPA84 Backplane/Card Guide Assembly
MLSI-BA11-100 11/03 Enclosure
M.SI-250-T-5/125 Power Supplies
MLSI-OLV11 Asynchronous Serial Line Interface
y
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MLSI-KW11P Programmable Real Time Clock
MLSI-SMU System Monitoring Unit
MLSI-ORV11C Parallel Line Interface Module
ADAC Corporation
Model 1030 Data Acquisition and Control System
Inland Motor Division, Kollmorgen Corporation
91-10040 PWM Switching Amplifier
Automatic Timing a Controls Co.
7214 Series Retroreflective Modulated LED Scanner-Controller
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3.0
	 OPERATIONAL DESCRIPTION
The electronics of the Linear Accelerator consist of three maJor
subsystnis
	 the processor, motor control, and the monitoring and con-
trol of electronics. Each subsystem is basically independent of the
other in the sense that there is no closed-loop (Hardware) feedback
control, and each is equipped with Its own power supplies. See Simpli-
fied Diagram, Electronics Subsystems, Figure 3.
3.1.0 PROCESSOR
The processor serves the function of generating the velocity sig-
nal for the motor control amplifier, and scans the monitor/control
electronics for coordination of software with actuol operation. The
velocity signal is generated by a digital-to-analog converter under
program control. Certain parameters such as acceleration, position,
tachometer, sled position switches, and operator command switches are
monitored by the software program for control and calibration of the
velocity signal.
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The processor is an LSI-11 microcomputer manufactured by Digital
Equipment Corporation. It is a 16 bit per word processor and emulates
the powerful PDP-11 instruction set.	 Simplified diagrams of the
t,
modular configuration are included in this section, (See Simplified
x	
Diagram, Processor Configuration, Figures 4 and S. For a detailed
description of the processor and its modules, the reader should refer
to the manufacturer's manual.
The processor I/O signets are itemized as follows with their
corresponding interface part and functional description:
Y
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3.1.1 PROCESSOR INPUT SIGNALS
NAME	 INTERFACE
EMG	 A/D Channel #0
Position
	
A/D Channel #1
Tachometer
	 A/D Channel #2
FUNCTION/SOURCE
EMG	 Amplifier	 output.
Physiological response of the test
subJect.
From the position potentiometer
connected to the sled drive motor
shaft. A linear voltage represen-
tation of sled position:
0 to +7.3V . Forward position from
center.
0 to -7.3V u Aft position from
center.
OV n Center position.
Output of the tachometer which is
an integral component of the sled
drive motor.
a
3.1.1 PROCESSOR INPUT'SIGNALS, Continued
Acceleration	 A/D Channel 03
Forward	 DRV11
Position 9w.
Center	 DRY11
•	 Position Sw.
Aft Position	 DRV11
Sw.
Output of the accelerometer ampli-
fier.
Scale n .59 per volt
From a normally open microswitch
located 52 inches forward from the
CENTER position switch.
Mechanically activated (closed) by
the sled platform.
LOGIC 0 • opened
LOGIC 1 n closed
Irrom a normally-open microswitch
located at the center of the sled
mainframe. Mechanically activated
(closed) by the sled platform.
LOGIC 0 n opened
LOGIC i n closed
From a normally-open microswitch
located 52 inches aft from the
CENTER position switch.
Mechanically activated (closed) by
the sled platform.
LOGIC 0 n opened
LOGIC 1 = closed
9
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3.1.1 PROCESSOR INPUT SIGNALS, Continued
CPU/Manual	 DRV11
k	 ;	
M Mode Sw.
N
P
t
Request A
	
DRVII
From a toggle switch located on
the operator's control panel.
Used to select the source of the
velocity signal.
LOGIC 0 n CPU Mode
LOGIC 1 n ft.%oil Mode
From a toggle switcA located on
the operator's control panel.
Used to enable or disable sled
drive motor.
LOGIC 0 n Go
LOGIC 1 = Stop
From the FAIL SAFE DETECTOR LOGIC*
Used as an interrupt input to the
processor. Activated with one or
more of the following FAIL SAFE.
conditions:
1) Acceleration greater than .5g
2) IR beam (Perimeter) broken
3) SMU detection of power failure
4) Detector logic clock failure
6) Runaway (velocity signal
greater than .6 vol t and sled
is at either FORWARD or AFT
position switch).
Go/ Stop Sw.	 DRVI1
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6) Low brake pres 14re.
This input is also activated
whenever the GO/STOP switch is
in the STOP position and when
the CPU/Manual mode switch is
in the MANUAL mode.
3.1.2 PROCESSOR OUTPUT SIGNALS
NAME
Velocity
Stimulus
INTERFACE
	 FUNCTION/DESTINATION
D/A 01	 Velocity command to the motor
control amplifier.
Scale n -5V to +5V
A positive voltage moves the sled
in,a forward direction and a nega-
tive polarity moves it in the
reverse direction. The speed of
the motor is proportional to the
amplitude, and the distance of
sled travel is a function of the
frequency.
D/A #2	 Actuating (trigger) signal to the
!,stimulus device (CCIU-8). Used in
physiological studies of the test
subject only.
,W
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DRV11
DRV11
Data Xmitted	 ORV11
Initialize	 DRV11
CSRO
CSR1
3.1.2 PROCESSOR OUTPUT SIGNALS, Continued
A digital output of the interface
control/status register used to
select the hardware scaling of the
velocity command.
Logic 0 - Lo Scale
Logic 1 - Hi Scale
Scaling is accomplished by attenu-
ating the signal by a factor of
5:1 (Lo Scale) and 2:1 (Hi Scale).
A digital output of the interface
control/status register used to
enable or disable the motor drive
current when the CPU/Manual switch
is in the CPU mode.
Logic 0 - Stop
Logic 1 . Go
A logic pulse (80 Nsec) used to
clear (reset) the REQUEST A sig-
nal.	 This pulse is generated
whenever the interface input buf-
fer is read by the software pro-
gram.
A logic pulse asserted by the
rocessor to clear all d vicp	 e	 e s	 1;
connected to the unibus. Genera-
w
ted with a power-up condition or
by a RESET instruction.	
k
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3.2	 MOTOR CONTROL AMPLIFIER
Reference the Simplified Diagram, Figure 6.
The Motor Control Amplifier is a self-contained sub-system within
the Linear Accelerator in that it is equipped w,th its own poster supply
and requires only a velocity command signal. There iz no feedback loop
with the system's other devices or sub-systems. For a more complete
operational description of the motor controls refer to the Kollmorgen
Corporations' Technical Manual for the SM10040 Amplifier.
The amplifier is a velocity loop amplifier which maintains a speed
proportional to the command signal. The output of the amplifier is the
drive current to the motor. With a given velocity command, the ampli-
fier compares the commanded speed to the actual speed, as recorded by
the tachometer, and emits a signal to produce more or less current as
necessary to speed up or slow down the motor.
The amplifier is equipped with contact-closure inputs which are
used to inhibit and/or limit the operation. The "INHIBIT" input (T g?-
1l b 14) of the amplifier prevents the amplifier from outputting drivo
current to the motor. As shown in the Simplified Diagram, this input
is, connected to the GO/STOP switch in series with the fail safe relay
contacts. When either is "opened", the amplifier is inhibited.
The direction of motor movement is also inhibited by contact
closures. These inputs, forward limit and reverse limit, are connected
to normally-open switches located rear the forward and aft ends of the
sled mainframe. When the sled reacnes a limit switch, the contacts
close, and the amplifier will not respond to an additional velocity
signal in that corresponding direction, however, a velocity signal in
the opposite direction will be acknowledged by the amplifier.
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The amplifier is equipped with other optional inpmts that are not
incorporated in the Linear Accelorator Application.
	
These optional
features are described in the manufacturer's manual.
3.3.0 MONITOR AND CONTROL ELECTRONICS
This subsystem is comprised of the operator's control panel and
the Logic Card Rack which houses the FAIL SAFE DETECTOR, RUNAWAY DETEC=
TOR, and LAMP DRIVERS. These logic circuits monitor key parameters and
control functions which define the operation of the sled movement and
control a relay which (when deactivated) inhibits the sled motor drive
current and activates the brake. Reference Figure 7.
3.3.1	 The RUNAWAY DETECTOR ( Card J) detects a runaway condition by com-
paring the acceleration voltage to a fixed reference threshold voltage
of 10 volt. With the accelerometer amplifier selected to a scale .5g
per volt, this circuit will shut down the sled movement any time accel-
eration exceeds .5g. A second condition which constitutes a runaway
condition is detected if the velocity exceef^s 6 volt (positive or
negative) when the sled is physically located at either the FORWARD or
AFT position switches. These switches are located 104 inches apart and
the normal operating profile should be within this distance. This fea-
ture prevents the sled from hitting the mechanical "dead end" of the
mainframe with any kind of dangerous force.
15
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SIMPLIFIED DIAGRAM
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FIGURE 7
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*	 The reference voltages for both velocity and acceleration are pro-
vided by a resistive voltage divider located on the card. Several vol-
(	
tage taps are available in .3 volt: steps to provide a degree of flexi-
bility if higher, or lower, acceleration profiles are desired in the
future.
	
3.3.2	 The FAIL SAFE DETECTOR (Card C) monitors various input signals
which denote when a fail safe condition exists and, upon activation,
inhibits the sled motor drive current by controlling a relay. These
fail safe signals are: (1) RUNAWAY, (2) SMU POWER FAILURE, (3) LOW
BRAKE PRESSURE, (a) IR BEAM, and (5) CLOCK FAILURE. Any one or more of
these conditions will open the fail safe relay contacts to inhibit
motor current and apply the brake. The RUNAWAY signal is described in
the foregoing paragraph. The POWER FAIL signal is a contact-closure
input from the brake' pressure switch which is activated when the
pressure drops below approximately 50 pounds. The IR BEAM signal is
asserted when the perimeter beam around the sled mainframe is
interrupted. The CLOCK FAILURE signal monitors anon-board clock which
is used by the detection logic, and is activated by an absence of clock
pulses.
	
3.3.3	 The LAMP DRIVERS (Card f) contain switch debouncer logic for the
position switches, lamp drivers for the indicator lamps on the control
panel, and a control circuit for the RESET function. The reset switch
on the control panel is used to clear the FAIL SAFE DETECTOR CARD.
Once a FAIL SAFE condition is detected, certain operator procedures
must be met in order to clear the detection logic depending upon the
r.
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CLOCK FAIL INDICA'OR
mode of operation (CPU or MANUAL). In the manual mode, the GO/3IoP
switch must be in the STOP position to allow the RESET function. In
the CPU mode, the processor's program m9st clear the CSRI signal, and
the CO/STOP switch must be in STOP, in order to permit the resetting of
alarms. This feature prevents the enabling of motor current with a
velocity signal present.
3.4
	
OPERATOR'S CONTROL PANEL
The operator's control panel is comprised of various switch con-
trols and indicator lamps for man-to-machine interfacing. Each indi-
cator and control is listed below with its functional description.
It
IR BEAM INDICATORS
AFT, FWD, RIGHT, LEFT
SLED POSITION INDICATORS
Lamps are "on" when the IR Beam is
properly aligned with its beam
reflector, and "off" when the beam is
interrupted.
Lamp is "on" when the Associated
position switch is closed.
Lamp is "on" when an absence of the
clock pulse is detected on Logic Card
#CI
SCALE INDICATORS
HI, LO
Lamp is "on" to indicate the sele-'-J
velocity signal scale.
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GO position enables the movement of the
sled if no fail safe conditions are
present.
STOP position inhibits sled movement.
3.4 OPERATOR'S CONTROL PANEL,, Continued
CPU/MANUAL SWITCH
	
Selects the source from which the velo-
city signal is received.
CPU MODE n Velocity signal is generated
by the processor (CPU).
MANUAL MODE - Velocity signal is
generated by the manual position
swi tc h.
MANUAL POSITION SWITCH
FWD, AFT
Springloaded switch to the OFF posi-
tion.
FWD position supplies a positive
voltage (+O.Sv) to move the sled in the
forward direction.
AFT position supplies a negative
voltage (-O.Sv) to move the sled in the
aft direction.	 Sled movement is
sustained for the time period that the
switch is held.
20
fRESET SWITCH	 Used to clear the fail safe detector
logic.  When the CPU/MAN switch is in
the CPU position, the CPU must have
CSR1nzero and the GO/STOP switch must
be in the STOP position to enable the
reset function. In the manual mode,
only the GO/STOP switch in STOP posi-
tion is required to enable the reset
function.
LAMP TEST
	
Turns on all lamp drivers to provide an
operator lamp check.
BNC CONNECTORS	 Provides monitoring of the velocity,
acceleration, tachometer, position pot,
stimulus, and EMG signals.
4.0	 PROGRAMMING
4.1.0 HARDWARE PROGRAMMING
The Parallel Device Interface (DRV11) and the A/D-D/A module (ADAC
1030) are equipped with user jumper options for flexibility and
compatibility with various applications. 	 This section lists the
jumpers which are installed (or omitted) for the Linear Accelerator
Application.
21
4.1.1 DRVIICgPARALLEL DEVICE INTERFACE
Register Address Selection
	
CSR
	
167770
	
OUT BUF	 167772
	
IN BUF
	
167774
Address
Jwsper Location Jumper
1 L -M
2 H-J
3 K-J
4 L -M
1 H-J
2 L -M
3 N-M
5 H-J
5 N-M
4 H-J
Vector Address Selection
Vector n 300 UNTR A)
304 (INTR B)
f
 
c
	
M	
22
	
X
	
a
Jumper
omit H-J
omit H-j
omit H-J
Connect H-J
Connect H-J
I
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4.1.2 ADAC 1030, , A/D AND D/A CONVERTERS
A/D RANGE (+10 TO -10 volts)
Jumpers:
4-1, 5-3, B-G, E-U
Pseudo Differential Input
Jumpers:
1-2, D-N
Install .01 ufd capacitor from 3 to 4
D/A RANGE
DAC #1 W5 to -5 volts)
Jumpers:
B-C, E-F, M-B
DAC N2 (+10 to -10 volts)
Jumpers:
A-B, E-F, M-B
Register, address selection
No Jumpers required
24
Status Register	 176770
A/D Data Register 176772
DAC 1 Data Register 176760
DAC 2 Data Register 176762
25
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4.2.0 SOFTWARE PROGRAMMING
This section describes the registers and bit- formats of the DRV11C
and ADAC 1030 modules as used in the Linear Accelerator Application.
4.2.1 DRV11C. PARALLEL DEVICE INTERFACE
REGISTER	 UNIBUS ADDRESS
Control/Status	 167770
Output Buffer	 167772
Input Buffer	 167774
Interrupt A Vector 300
Interrupt B Vector 304
26
BIT DESCRIPTION
00 CSRO READ/WRITE by software used to
select velocity scaling.
0 . Lo Scale
1 n Ni Scale
01 CSR1 READ/WRITE by software used to
inhibit sled movement.
0 _ Stop
1 = Go
05 INTR ENB B READ/WRITE by software.
Not used in the Linear Accelerator
Application.
06 INTR ENB A READ/WRITE by software.	 Set to
allow interrupt to be generated
when REQ A BIT 07 is set.
07 REQ A Set by hardware, read and cleared
by software.
Set whenever a fail safe condition
exists,	 i.e.,	 IR beam broken,	 SMU
27
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power fail, brake pressure low,
runaway detection, or clock
failure. This bit is also set
whenever the GO/STOP switch on
control panel is in the STOP
position, or when CPU/Manual
switch is in MANUAL position.
Cleared by the assertion of
"INITIALIZE" or "DATA XMITTED".
DATA XMITTED is generated by the
DRVIIC Logic whenever the input
buffer (167774) is read by the
software.
If an interrupt is enabled (BIT
06) "DATA XMITTED" should be
generated at the end of the
interrupt service routine.
REQ 8	 Set by hardware, read by software.
Not used in the Linear Accelerator
Application. Will always be read
as a Logic One by software.
28
OUTPUT BUFFER
BITS 0 - 15
BIT
00
l i5	 0
READJWRITE register by software.
Not used in the Linear Accelerator
Application.
INPUT BUFFER
15	 543210
CTR Position Switch
T Position Swifxh
FWD Position Sw. Read only bit by software. Set
when sled activates the FORWARD
position switch.
29
01	 CTR Position Sw. Read only bit by software. Set
when sled activates the CENTER
position switch.
02 AFT Position Sw. Read only bit by software. Set
when sled activates the AFT
position switch.
03	 CPU/MAN Sw.	 Read only bit by software.
1 Manual mode
0 = CPU mode
04	 GO/STOP Sw.	 Read only bit by software.
1 - STOP
0 = GO
OS-15	 Not used	 Read only bits by software.
Always read as logic ones.
4.2.2 ADAC MODEL 1030, A/D AND D/A CONVERTERS
REGISTER
	
UNIBUS ADDRESS
Status Register 	 176770
A/D Data 'Register	 175772.
DAC 01 Data Register
	
176760
DAC N2 Data Register 	 176762
STATUS REGISTER
BIT	 DESCRIPTION
00	 Start	 Set by software to trigger A/D coverter
if ext. clock enable (Bit 01) is zero.
01	 Ext. Clock Enb.	 Set by software to enable external
clock to trigger A/D converter. (Jump-
ers on the logic card select on-board
multivibrator or external clock
source).
02	 Sequential/Random Software conrolled.
0 - Random mode
1 = Sequential Mode, A/D channel is
automatically incremented at end of A/D
conversion.
03, 04
	
Programmable Gain Software controlled. Sets the gain of
the A/D amplifier:
Bit 04 Bit 03	 Gain
0	 0	 _	 10
0	 1	 5
1	 0	 2
'1	 1	 1
f
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05 Reserved Not Used
06 Intr Enable Software controlled.	 Set to allow an
interrupt when	 the	 done bit	 (07)	 or
--_ error bit (15) is set.
07 Done Set by the hardware at the completion
of conversion. Reset upon reading the
data register by software or by
"INITIALIZE".
08-13 A/D Channel Address 	 Controlled by software to select i of
64	 A/D	 channels	 and initiates	 a
conversion if Bit 01 is a zero.
14
15
13 12 11 10 9 8
0 0 0 0 0 0 n 	 EMG Channel
0 0 0 0 0 1 S	 Position Pot
0 0 0 0 1 0 n 	 Tachometer
0 0 0 0 1 1 n 	 Acceleration
All other channels are not used in the
Linear Accelerator Application.
Self test Used for maintenance purposes only.
Error Set by	 hardware	 if	 an ADC	 trigger
occurs	 before	 previous	 conversion	 is
complete.
32
A/D DATA REGISTER
0-15
	
A/D Data	 Read only by software. Bits
always read the same as bit l
DATA CODE (OCTAL) VOLTAGE
003777 +10V
002000 + 5V
000000 OV
177777 OV
176000 - 5V
174000 -10V
DAC #1 REGISTER
1512 11111019 $ 17 16 1514131211101
NOT USED	 1	 1 _I I I
	 D/A DATA
0-11	 DAC #1 Data	 Write only by software. Always reads
all zeros.
DATA CODE (OCTAL)
	
VOLTAGE
003777	 + 5Y
002000	 +2.5V
0000	 Ov
007777	 OV
006000	 2.5V
004000
	 5V
DAC 02 REGISTER
15	 12 111 10 1 9 1 8 17 16 5_141312  1 0
NOT USED	 D/A DATA
33
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0-11	 DAC 02 Data Write only by software. Always reads
all zeros.
	
DATA CODE (OCTAL)
	 Va^.
	003777
	
+IOV
	
002000
	
+ 5v
	00000
	
OV
	
007777
	
OV
	
006000
	
- 5V
	
004000
	
-IOV
34
	5.0	 MECHANICAL DIMENSIONS
	
5.1	 PHYSICAL DIMENSIONS
SLED (OUTSIDE DIMENSIONS)
MAIN FRAME 14 FT.	 2 IN.
	
LENGTH
3 FT.	 1 IN.	 WIDTH'
6 FT.	 6 IN.	 HEIGHT (REAR)
3 FT.	 0 A.
	 HEIGHT (FRONT)
CHAIR PLATFORM : 3 FT.	 3 IN.	 LENGTH
3 FT.	 0 'N.	 WIDTH
CHAIR 5 FT.	 2 IN.
	
HEIGHT
I FT. 10 IN. WIDTH
ELECTRONIC CABINETS (OUTSIDE DIMENSIONS)
PROCESSOR CABINET : 41	 INCHES	 HEIGHT
22.5 INCHES	 WIDTH
22 INCHES	 DEPTH
CONTROL CABINET	 : 52 INCHES	 HEIGHT
24 INCHES	 WIDTH
22 INCHES	 DEPTH
F
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5.1	 MECHANICAL MOVEMENT DIMENSIONS
Maximus forward movement from
CENTER position switch to
mechanical dead end 5 FT
Maximum aft movement from
CENTER position switch to
mechanical dead end 6 FT
Maximum forward movement from
CENTER position switch to
FORWARD position switch
	 : 4 FT	 4 Inches
Maximum aft movement from
CENTER position switch to AFT
position switch 4 FT	 4 Inches
Maximum forward movement from
CENTER position switch	 to
motor direction limit switch: 4 FT 10 Inches
Maximum aft movement from CENTER
position switch, to motor
direction limit switch 4 FT 10 Inches
Distance from FWD or AFT position
switch to the corresponding motor
direction limit switch 6 Inches
Distance from FWD or AFT position
switch to the corresponding
mechanical dead end	 : 8 Inches
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CALIBRATION AND ALIGNMENT
The Motor Control Amplifier and D/A - A/D converters were calibra-
ted at the factory and also during—thp development phase of the Linear
Accelerator. Sometimes, however, it ;may be necessary to tune the com-
ponents against system conditions rather than certain voltage stan-
dards.
Detailed alignment procedures are included in the manufacturer's
technical manuals. The user should refer to these manuals if it is
determined a complete system re-calibration is required.
System fine-tuning may be accomplished by small adjustments, as
listed below, to eliminate motar creep and D/A - A/D offset,
A/D CONVERTER ADJUSTMENTS
OFFSET -	 Apply negative 9.9976 volts to a selected channel, and
adjust the OFFSET control so that the least significant bit
of the output data alternates equally between "i" and "00'.
Output Datan
 174000/1.
t	 NOTE: Easy access to A/D channel #3 may be achieved by
disconnecting the lead from the ACCEL BNC on the control
m	
panel to the acceleration amplifier ortput.	 The input
voltage may then be applied to -the ACCEL BNC which is
E
connected to the A/D converter.
L
I.	
6,0
6.1
37
RANGE -	 The OFFSET should be trimmed before adjusting the RANGE.
Apply positive 9,9927 volts to a selected channel and
adjust the RANGE control so that the least significant bit
of the output data alternates equally between "1" and "0".
OUTPUT DATA n 3776/7
If the ACCEL BNC was used as the A/D channel, be sure to
re-connect the ACCEL amplifier when adjustments are
completed.
6.2	 D/A CONVERTER ADJUSTMENTS
OFFSET
	 Apply an input code of 174000 and adjust the offset control
so that the output of the selected DAC agrees as follows:
DAC#1 = negative 5.0 volts
DAC#2 - negative 10.0 volts
NOTE: DAC#1 output is accessed at the VELOCITY BNC, DAC#2
output ft accessed at the STIMULUS BNC on the control
panel.
The OFFSET should be checked before adjusting the RANGE.
Apply an input code of 003777 and adjust the RANGE CONTROL
se that the output of the selected DAC agrees as follows:
DAC#1 _ +4.9976 volts
DAC#2 - +9.9952 volts
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6.3	 MOTOR CONTROL AMPLIFIER
Motor Creep Adj. - This procedure is performed with power.-on,, and caution
must be exercised.
The OFFSET and RANGE adjustments for the velocity D/A converter
(DAC 01) should be performed prior to performing this procedure.
STEP 1 - Position the chair pi.-tform to a point where it can be easily
observed for very slight creeping while standing in front of the
motor control amplifier cabinet.
STEP 2	 Place the GO/STOP switch to STOP, and then the CPU/Manual
switch to the CPU mode.
	
(If any fail safe conditions exist, a
RESET function must be performed).
STEP 3 -	 Using the processor's terminal, load 000000 into the CSR
register of the DRV11-C module. The register address is 167770.
STEP 4	 Using the processor's terminal, load 000000 into the velocity
D/A converter register (address 176760).
STEP 6 - Connect a voltmeter to the velocity gNC on the control panel
and ensure that the velocity signal is zero volts, and if not,
repeat STEP 4.
STEP 6 -
	 Using the processor's terminal, load 000002 into the CSR
register (address 167770).
39
1,
This action should release the BRAKE. If not, 'the RESET function
must be performed and fail safe conditions cleared.
STEP 7 - Place the GO/STOP switch to the GO position and observe the
chair platform for creep.
STEP 8 - If necessary, adjust potentiometer P6 on the motor control
amplifier to eliminate all movement of the chair.
STEP 9 - When adjustment is complete, place the GO/STOP switch in the
STOP position.
7.0	 MAINTENANCE
7.1.0 THEORY OF OPERATION
7.1.1 FAIL SAFE DETECTOR (LOGIC CARD NYC)
Reference the Schematic Drawing, Number TH8115-1EO1.
This circuit card monitors the various fail safe, and system mal-
function signals which are asserted whenever a condition exists which
necessitates a sled movement shut-%own. These signals are: IR Beam
tripped, SMU Power failure, brake pressure, and runaway. When one or
more of these inputs are asserted, the detection logic output turns off
a relay. The relay,
 contacts are wired to the "inhibit" terminals on
the motor control amplifier, and a second pair of contacts are connec-
ted to the brake solenoid. The opening of the relay contactz inhibits
current to the motor and activates the brake.
I
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A
Each of the four input signals ir) routed to a latching flip-flop
(IC's 5 and 8) which is triggered by a clock pulse (ICIO pin 8)
whenever the input signal is at the logic zero level. The "Q" output
of the flip-flop goes to a logic one level on the low-to-high transi-
tion of the clock pulse, and remains in the set state tfntil manually
reset via the reset switch on the control panel.
The	 output is used to turn on an indicator lamp on the control
panel	 through lamp driver	 IC19.	 The "Q" output is gated through to
IC18 pin 11 which is the relay driver. A logic one level at IC14 pin 8
turns the relay off.
Each of the flip-flop detectors is also gated with a "bypass"
function. If it is desired to bypass, or prevent, a selected condition
from shutting down the sled movement, the operator may enable the
bypass by setting an appropriate switch located on logic card Y.
Normally this bypass function is only activated during maintenance or
checkout procedures.
The clock pulse is derived from IC10 and has a 50usec period
determined by the capacitor connected to pins I and 2. The clock pulse
iz,
 monitored by a re-triggerable one-shot IC11. Its output pin 5 will
be a logic zero if the clock should fail to operate, A clock failure
will also turn off the relay driver forcing a shutdown.
I Li
The relay may also be deactivated by the processor program. When
the CPU/Manual switch is in the CPU mode, the program asserts the CSRI
bit (Logic One) to turn the relay on. The gating logic providing this
rfunction is connected to IC20 pin 2. If the CPU/Manual switch is in
rthe manual mode, the relay is controlled by only the fail safe detector
logic.
41
Whenever a fail safe condition exists, the CPU/Manual switch is in
MANUAL position, or the GO/STOP switch is in the STOP position,
flip-flop 1C3 generates the "REQ A" signal at ICI pin 6. This 31gnak
is used to notify the CPU program that sled movement has been shutdown.
F
Normally, the assertion of REQ A causes a program interrupt, arr is
cleared at the end of the interrupt service routine by the processor
asserting the "INIT" or "DATA XMITTED" signals.
7.1.2 LAMP DRIVERS (LOGIC CARD NF)
Reference Schematic Drawing, Number T08115-1E02.
This circuit card consists primarily of lamp drivers (75451) for
the various indicator lamps on the control panel. The position swit-
ches are routed to switch debouncer circuits (74279) IC6. The output
pins 4,7, and 13 are at a logic one level when the associated switch is
closed.
The inputs from the IR perimeter beams are normally open contacts
oT a relay within the IR beam source boxes. When the beam is interrup-
ted, these contacts close supplying ground to the associated input to
this circuit card. The four IR beam inputs are or' d together at IC2
pin 8 so that any one of the four 5eing tripped will produce the
actuating signal (Logic Card ;yin 9) to the fail safe detector, Card C.
The "clear" signal at card pin T is generated only with certain
conditions being attained as controlled by IC9. In the mahutial mode,
the clear signal is asserted only if the RESET switch is activated when
the GO/STOP switch is in the STOP position. If the CPU/Manual switch
42
r
ec
A"	 is in the CPU mode the CPU must clear CSR1 and the operator must lace
	 p
the GO/STOP switch in the STOP mode in order for the RESET switch to
generate the "clear" command. This gating logic is incorporated as a
safety feature to prevent the clearing of fail safe conditions with a
velocity signal applied to the sled motor.
7.1.3	 RUNAWAY DETECTOR (LOGIC CARD #J)
Reference the Schematic Drawing, Number TH8116-1E03.
This circuit card performs two functions:
	
(1) detects a "runaway"
situation
	 by monitoring	 the	 velocity	 and	 acceleration	 signals,	 and
comparing the amplitudes of each with predetermined levels; (2) selects
the	 scaling	 of	 the	 velocity	 signal	 as	 determined	 by	 the	 mode	 of
operation+ and/or processor command.
1 The output	 of	 the	 accelerometer	 amplifier	 is	 compared	 with	 a
t positive	 reference voltage by IC13 	 (UA710 voltage comparator).	 The
comparator	 produces	 a	 logic
	 one	 level	 at	 ICI	 pin
	
10	 whenever	 the
acceleration signal is more positive than the reference voltage at IC13
pin 3.	 The reference voltage is Jumpered from IC16 which is a voltage
divider network of series resistors.
	 The voltage taps of IC6 provide
hardware-programming
	
for	 the	 maximum	 acceleration
	
signal	 before	 a
runaway condition is detected at ICI pin 10.
In order to detect excessive acceleration in the opposite direc-
tion,	 the acceleration signal
	
is inverted by the unity-gain amplifier
w IC15 (MC1458).	 Its output is also compared to a positive reference
'., voltage by IC14.
	
The outputs of the two comparators are routed to IC3
^t
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pin A (or gate) which produces a logic zero level at IC4 pin 2
signifying a runaway condition whenever the acceleration exceeds
predetermined levels.
The velocity signal is compared in a likewise manner as the
acceleration signal, however, the comparator outputs ICI pin 6 and ICI
pin 8 are gated with the FORWARD and AFT position switches at IC2 pin 6
and S. This allows the runaway signal to be asserted only if the
velocity signal exceeds the reference voltage when one or the other
position switch is turned on.
The velocity signal is scaled down through one of two voltage
attentuators. The Lo-scale attenuates by a factor of 6:1 and the Hi
scale has a ratio of 2:1. The switching from one scale to the other is
facilitated by a relay (IC10), which is controlled by the state of the
CPU/Manual switch and CSRW. In the manual mode the Lo-scale is always
automatically selected by the gating of IC2 pin 3. In the CPU mode,
the state of CSRp determines the selection (Logic Zero - Lo-scale,
Logic One - Hi-scale).
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LINEAR ACCELERATOR
DRAWING LIST
DRAWING NUMBER
TH8115-1E01
TH8116-1E02
TH8115-lE03
TH8115-1E04
TH8115-1EOS
TH8115-1E06
TH8115-1E07
TH8115-1E08
TH8115-1E09
TH8115-1E1O
TH8115-1E11
TITLE
Schematic, Fail Safe Detector, Logic Card C
Schematic, Lamp Drivers, Logic Card F
Schematic, Runaway Detector, Logic Card J
Schematic, Fail Safe Relay i Fail Safe Bypass
(Logic Card Y)
Schematic, Motor Control
Schematic, Sled Cabling (J4A)
Schematic, Sled Cabling (M)
Schematic b Wire List, Control Panel
LSI-11 Configuration a Wiring Diagram
Wiring Diagram, Power Supplies
Wire List, Sled Cable (P4A a P48)
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